EGIC-00-009B

October 6, 2003

To: Commissioner for Patents

P.O.Box 1450

Alexandria, VA 22313-1450

Fr: George O. Saile, Reg. No. 19,572

28 Davis Avenue

Poughkeepsie, N.Y. 12603

Subject:

Serial No. 10/614,928 07/08/03

Jin-Yuan Lee

A STRUCTURE OF HIGH PERFORMANCE COMBO CHIP AND PROCESSING METHOD

| Grp. Art Unit:

INFORMATION DISCLOSURE STATEMENT

Enclosed is Form PTO-1449, Information Disclosure Citation In An Application.

The following Patents and/or Publications are submitted to comply with the duty of disclosure under CFR 1.97-1.99 and 37 CFR 1.56. Copies of each document is included herewith.

CERTIFICATE OF MAILING

I hereby certify that this correspondence is being deposited with the United States Postal Service as first class mail in an envelope addressed to: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450, on October (), 2003.

Stephen B. Ackerman, Reg.# 37761

Signature/Date

10 10 03

MEGIC-00-009B

- U.S. Patent 5,811,351 to Kawakita et al., "Semiconductor Device and Method of Manufacturing the Same," discloses a stacked chip structure with bumps on the overlying chip.
- U.S. Patent 5,422,435 to Takiar et al., "Stacked Multi-Chip Modules and Method of Manufacturing," discloses a stacked multi-chip module.
- U.S. Patent 5,994,166 to Akram et al., "Method of Constructing Stacked Packages," recites a stack chip package using flip chip contacts.
- U.S. Patent 5,952,725 to Ball, "Stacked Semiconductor Devices," discloses a stacked chip device with solder ball connectors.

Article, published as part of the 2000 Electronic Components and Technology conference of 05/21/00 through 05/24/00, author: Jean Dufresne, title: "Hybrid Assembly Technology for Flip-Chip-on-Chip (FCOC) Using PBGA Laminate Assembly," Reference number: 0-7803-5908-9/00, IEEE, discloses hybrid assembly technology for flip-chip-on-chip (FCOC) using PBGA laminate assembly.

MEGIC-00-009B

U.S. Patent 5,608,262 to Degani et al., "Packaging Multi-Chip Modules without Wire-Bond Interconnection," discloses a method and package for packaging multi-chip modules without using wire bond interconnections.

Sincerely,

Stephen B. Ackerman,

Reg. No. 37761

FORMATION DISCLOSURE CITATION IN AN APPLICATION IN AN APPLICATION U. S. PATENT DOCUMENTS	19B	10/614	, 928	
IN AN APPLICATION (Party Date 20 September 2) 10 - 40 (Party Date 20 September 2) 10 - 40 (Party Date 2) 10 - 40 (Party Da	ian 1			
(Land Dem 04/08/		Applicant Jin-Yuan Lee		
	03 0	roup Art Unit		
U. S. PATENT DOCUMENTS				
DOCUMENT HUMBER DATE NUME	CLUI	mecree	ን ውሊህ ነ የዕለቱሌ አ	DATC PHUATC
58113519/22/98 Kawakita et al.	438	613	11/25	197
54224356/6/95 Takjar et al.	174	52.4	5/22	192
599416611/30/99 Akram et al.	438	108	3/10	97
	257	777	1/17	197
		717	2/20	495
56082623/4/97 Degani et d.	257	723	ayo.	773
				-
			-	
			 	
				
	 	·	<u> </u>	
SOPEIOU PATEUT POOLIUEUTS	<u> </u>			
FOREIGN PATENT DOCUMENTS	cuss	SUBCIASS	Translati	lan
DOCUMENT NUMBER DATE COUNTRY		300000	YES	Ю
			}	·····
			ļ. <u> </u>	
OTHER DOCUMENTS (Induation Au	rusor, Tito, C	Dato, Portinon	Pagos, Elc.	.)
Article published as part of the 2000	Elec	tranic	<u> </u>	
Components and Tech. Conf. of	05/21/	00-0	5/24/	00,
by Jean Dufresne, "Hybrid Asse	باطسر	Tech	nolog	m
	lsing	PBGA	Lami	ter
Assembly, Ret. # 0-7803-5908-9/00	, <u>L</u> E	CC •		
EXAMPLE DATE CONSCOERED				
DATE OF IMPORTED				
				
EXAMINER: Initial if citation considered, whether or not citation is in conformance wi	th MPEP 4	609: Draw	line through	;b